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Abstract—Reconfigurable parallel computing is required to
provide high-performance embedded computing, hide hardware
complexity, boost software development, and manage multiple
workloads when multiple applications are running simultaneously
on the emerging network-on-chip (NoC)-based multiprocessor
systems-on-chip (MPSoCs) platforms. In these type of systems,
the overall system performance may be affected due to congestion,
and therefore parallel programming stacks must be assisted by
quality-of-service (QoS) support to meet application requirements
and to deal with application dynamism.
In this paper, we present a hardware-software QoS-driven re-
configurable parallel computing framework, i.e., the NoC services,
the runtime QoS middleware API and our ocMPI library and its
tracing support which has been tailored for a distributed-shared
memory ARM clustered NoC-based MPSoC platform.
The experimental results show the efficiency of our software
stack under a broad range of parallel kernels and benchmarks,
in terms of low-latency interprocess communication, good ap-
plication scalability, and most important, they demonstrate the
ability to enable runtime reconfiguration to manage workloads in
message-passing parallel applications.
Index Terms—Networks-on-chip (NoCs), NoC-based multipro-
cessor systems-on-chip (MPSoC), parallel computing, quality of
service (QoS), runtime reconfiguration.
I. INTRODUCTION
I N the past, due to Moore’s law the uniprocessor perfor-mance was continually improved by fabricating more and
more transistors in the same die area. Nowadays, because of the
complexity of the actual processors, and to face the increasing
power consumption, the trend to integrate more but less com-
plex processors with specialized hardware accelerators [1].
Thus, multiprocessor systems-on-chip (MPSoCs) [2], [3] and
cluster-based SoCs with tens of cores such as the Intel SCC
[4], Polaris [5], Tilera64 [6] and the recently announced 50-core
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Knights Corner processor, are emerging as the future generation
of embedded computing platforms in order to deliver high-per-
formance at certain power budgets. As a consequence, the im-
portance of interconnects for system performance is growing,
and networks-on-chip (NoCs) [7] and multilayer sockets-based
fabrics [8], [9] have been integrated using regular or applica-
tion-specific topologies efficiently in order to be the communi-
cation backbone for those systems depending on the application
domain.
Nevertheless, when the number of processing elements in-
crease and multiple software stacks are simultaneously running
on each core, different application traffic can easily conflict on
the interconnection and the memory subsystems. Thus, to mit-
igate and control the congestion, it is required to support cer-
tain level of quality-of-service (QoS) in the interconnection al-
lowing to control and reconfigure at runtime the execution of
prioritized or real-time tasks and applications.
From the software viewpoint, to boost software engineer
productivity and to enable concurrency and parallel computing,
it is necessary to provide parallel programming models and Ap-
plication Programming Interface (API) libraries which exploit
properly all the capabilities of these complex many-core plat-
forms. The most common and viable programming languages
and APIs are OpenMP [10] and Message-Passing Interface
(MPI) [11] for shared-memory and distributed-memory mul-
tiprocessor programming, respectively. In addition, Open
Computing Language (OpenCL) and Compute Unified Device
Architecture (CUDA) have been proposed to program effort-
lessly exploiting the parallelism of GPGPU-based platforms
[12], [13].
In summary, there is consensus that suitable software stacks
and, system-level software in conjunction with QoS services
integrated in the hardware platform will be crucial to achieve
QoS-driven reconfigurable parallel computing for the upcoming
many-core NoC-based platforms.
In this work, reconfiguration is achieved by means of hard-
ware-software components, adjusting a set of NoC-based
configurable parameters related to different QoS service levels
available in the hardware architecture from the parallel pro-
gramming model. Regarding the programming model, we
believe that a customized MPI-like library can be a suitable
candidate to hide hardware many-core complexity and to
enable parallel programming on highly parallel and scalable
NoC-based clustered MPSoCs 1) due to the inherent distributed
nature of message-passing parallel programming model, 2)
the low-latency NoC interconnections, 3) because of the
easy portability and extensibility to be tailored in NoC-based
MPSoC, and 4) since it is a very well-know API and efficient
parallel programming model in supercomputers, and therefore,
1551-3203 © 2012 IEEE
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experienced software engineers can create and reuse effort-
lessly message-passing parallel for the embedded domain, as
well as many debugging and tracing tools.
Thus, the main objective is to design a QoS-driven recon-
figurable parallel computing framework capable to manage the
different workloads on the emerging distributed-sharedmemory
clustered NoC-based MPSoCs. In this work, we present a cus-
tomized on-chip Message Passing Interface (ocMPI) library,
which is designed to support transparently runtimeQoS services
through a lightweight QoS middleware API enabling runtime
adaptivity of the resources on the system. Thus, one major con-
tribution of the proposed approach is the abstraction of the com-
plexity from the provided QoS services in the reconfigurable
NoC communication infrastructure. By simple annotations at
application-level in the enhanced ocMPI programming model,
the end user will reconfigure the NoC interconnect, adapting the
execution of parallel application in the system and achieving
QoS-driven parallel computing. This is a key challenge in order
to achieve predictability and composability at system-level in
embedded NoC-based MPSoCs [14], [15].
The ocMPI library has been extended and optimized
from previous works [16]. It has been optimized for dis-
tributed-shared memory architectures removing useless copies,
and most important, it has been instrumented in order to gen-
erate open trace format (OTF) compliant traces, which will
help to debug and understand the traffic dynamism and the
communication patterns, as well as to profile the time that a
processor is executing a particular task or group of tasks.
This paper is organized as follows. Section II presents the
related works on message-passing APIs for MPSoCs plat-
forms, as well as support for system-level QoS management.
Section III describes the designed distributed-shared memory
Cortex-M1 clustered NoC-based MPSoC. Section IV presents
the QoS hardware support and the middleware SW API to en-
able runtime QoS-driven adaptivity at system-level. Section V
describes our proprietary ocMPI library tailored for our dis-
tributed-shared memory MPSoC platform. Section VII reports
results of low-level benchmarks, message-passing parallel
applications in the distributed-shared memory architecture.
Section VIII presents the results about QoS-driven parallel
computing benchmarks performed in our MPSoC platform.
Section IX concludes the paper.
II. RELATED WORK
QoS has been proposed in [14], [17], and [18] in order to com-
bine best-effort (BE) and guaranteed throughput (GT) streams
with time division multiple access (TDMA), to distinguish be-
tween traffic classes [19], [20], to map multiple use-cases in
worst-case scenarios [21], [22], and to improve the access to
shared resources [23], such as external memories [24], [25] in
order to fulfill latency and bandwidth bounds.
On the other hand, the industry as well in the academy due
to the necessity to enable parallel computing on many-core
embedded systems, they provide custom OpenMP [26]–[30]
and MPI-like libraries. In this work, we will focus on mes-
sage-passing. In the industry, the main example of mes-
sage-passing is the release of Intel RCCE library [31], [32]
which provides message-passing on top of the SCC [6]. IBM
also explored the possibility to integrate MPI on the Cell
processor [33]. In the academy, a wide number of MPI libraries
have been reported so far, such as rMPI [34], TDM-MPI [35],
SoC-MPI [36], RAMPSoC-MPI [37] which is more focused
on adaptive systems, and the work presented in [38] about MPI
task migration.
Most of these libraries are lightweight running explicitly
without any OS (“bare metal” mode) and they support a small
subset of MPI functions. Unfortunately, some of them do not
follow the MPI-2 standard, and none include runtime QoS sup-
port on top of the parallel programming model, which enable
reconfigurable parallel computing in many-core systems.
This work is inspired on the idea proposed in [39], [40] in
the ambit of high performance computing (HPC). However,
in this work rather than focus on traditional supercomputing
systems, we target the emerging embedded many-core MPSoC
architectures.
Through our research, rather than focus exclusively on de-
veloping QoS services, the main target is to do step forward by
means of a hardware-software codesign towards a QoS-driven
reconfigurable message-passing parallel programming model.
The aim is to design the runtime QoS services on the hardware
platform, and expose them efficiently in the proposed ocMPI li-
brary through a set of QoS middleware API.
To the best of our knowledge, the approach detailed in this
paper represents one of the first attempt together with our
previous work [16] to have QoS management on our standard
message-passing parallel programming for embedded sys-
tems. Rather than in our previous work, where the designed
NoC-based MPSoC was a pure distributed-memory platform,
this time the proposed ocMPI library have been redesigned,
optimized and tailored to suit in the designed distribute-shared
memory system.
The outcome of this research enables runtime QoS manage-
ment of parallel programs at system-level, in order to keep cores
busy, manage or speedup critical tasks, and in general, to deal
with multiple traffic applications. Furthermore, on top of this,
the ocMPI library have been extended in order to generate traces
and dump through joint test action group (JTAG) to enable later
a static performance analysis. This feature was not present in
our previous work, and it is very useful to discover performance
inefficiencies and optimize them, but also to debug and detect
communication patterns in the platform.
III. OVERVIEW OF THE PROPOSED CLUSTERED
NOC-BASED MPSOC PLATFORM
The proposed many-core cluster-on-chip prototype consists
of a template architecture of eight-core Cortex-M1s intercon-
nected symmetrically by a pair of NoC switches including four
Cortex-M1 processors attached on each side.
Each Cortex-M1 soft-core processor in the subcluster rather
than including I/D caches, it includes a 32-kB instruction/data
tightly coupled memory (ITCM/DTCM), 2 32-kB shared
scratchpad memories, as well as the external interface for a
8-MB shared zero bus turnaround RAM (ZBTRAM) memory
interconnected by a NoC backbone. Both scratchpads (also
called in this work as message passing memory) are strictly
local to each subcluster.
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Fig. 1. Architectural and hardware-software overview of our cluster-based MPSoC architecture. (a) 16-core cluster-based Cortex-M1 MPSoC architecture super-
vised by ARM11MPCore host processor. (b) HW-SW view of the cluster-on-chip platform.
Additionally, each 8-core subcluster has a set of local ARM
IP peripherals, such as the Interprocess CommunicationModule
(IPCM), a Direct Memory Access (DMA), and the Trickbox,
which enable interrupt-based communication to reset, hold
and release the execution of applications in each individual
Cortex-M1.
The memory map of each 8-core subsystem is the same with
some offsets according to the cluster id, which helps to boost
software development by executing multiple equal concurrent
software stacks (e.g., the ocMPI library and the runtime QoS
support), when multiple instances of the 8-core subcluster ar-
chitecture are integrated in the platform.
For our experiments, as is shown in Fig. 1(a), we de-
signed a 16-core NoC-based MPSoC including two 8-core
subcluster instances supervised by an ARM11MPCore host
processor. The system has been prototyped and synthesized
in a LT-XC5VLX330 FPGA LogicTile (TL), and later, it has
been plug-in together with the CT11MPCore CoreTile on the
emulation baseboard (EB) from ARM Versatile Products [41]
to focus on further software exploration.
As presented in [42], the system can optionally integrate an
AHB-based decoupled Floating Point Unit (FPU) to support
hardware-assisted floating point operations. In our case, the
FPU must be connected through an AMBA AHB Network
Interface (NI) instead of being connected directly to an AHB
matrix.
The proposed 16-core clustered NoC-based MPSoC platform
enable parallel computing at two levels, 1) intracluster and, 2)
intercluster, leverage to exploit locality on message-passing ap-
plications. In this scheme, we assume that short-fast intracluster
messages will be exchanged using the small size scratchpad
memories taking profit of their low-latency access time. On the
other hand, for intercluster communication larger messages can
be exchanged between each subcluster due to the higher ca-
pacity of the ZBTRAM.1
This clustered NoC-based architecture instead of including
like in a pure distributed-memory architecture, one scratchpad
for each processor, each scratchpad is shared between all 4 cores
1Nevertheless, if it is required, even for intracluster communication large
messages can be exchanged using a simple fragmentation protocol implemented
on top of the synchronous rendezvous protocol.
in each side of each subcluster. Thus, this cluster-based architec-
ture can be considered as noncache-coherent distributed-shared
memory MPSoC.
To keep the execution model simple, each Cortex-M1 runs a
single process at the same time that is a software image with
the compiled message-passing parallel program and the ocMPI
library. This software image is the same for each Cortex-M1
processor, and it is scattered and loaded in each ITCM/DTCM
from one of the ARM11MPCore host processors.
Once the software stack is loaded, the ARM11MPCore
through the Trickbox starts the execution of all the cores in-
volved in the parallel program. The application will finish only
after each Cortex-M1 has completed.
IV. RUNTIME QOS SUPPORT AT SYSTEM LEVEL
As we state before, the QoS services on the platform must
be raised up to the system-level to enable runtime traffic recon-
figuration on the platform from the parallel application. As a
consequence, two architectural changes at hardware level have
been done on the NoC fabric. The first one is the extension of the
best-effort allocator (either the fixed-priority or round-robin) on
the switch IP from library [43], [44] in order to support
the following QoS services.
• Soft-QoS—Up to eight levels of priority traffic classes.
• Hard-QoS or GT—Support for end-to-end establishment/
release of circuits.
The second structural modification is to tightly-coupled a set
of configurable memory-mapped registers in the AMBA AHB
NI to trigger the QoS services at transport level.
In Fig. 2, we show the area overhead and frequency degra-
dation to include QoS support. At switch level, we varied the
number of priority levels according to each type of best-effort
allocator (fixed priority and round-robin).
As expected, the synthesis results2 show that when
eight priority levels are used either with fixed priorities or
round-robin best-effort allocator, the increment in area is
2The results have been extracted using Synplify Premier 9.4 to synthesize
each component on different FPGAs. VirtexII (xc2v1000bg575-6) and Virtex4
(xc4vfx140ff1517-11) from Xilinx, and StratixII (EP2S180F1020C4) and
StratixIII (EP3SE110F1152C2) from Altera.
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Fig. 2. QoS impact at switch level according to the priority levels, and in the
AMBA AHB NI (LUTs, ).
around 100%–110%, i.e., doubling the area of the switch
without QoS. On the other hand, with two or four priority
levels, the overhead ranges from 23% to 45% in Virtex, and
25% to 61% in Stratix FPGAs, respectively. The presented
priority-based scheme is based on a single unified input/output
queue, and therefore no extra buffering is required in the
switch. The presented area overhead is the control logic in the
allocator, with respect to the base case switch without QoS.
On the other hand, in terms of , as shown in Fig. 2, the
circuit frequency drops between 32% and 39% in case to use
eight priority levels. In the other extreme, if we use just two
priority levels, the overhead is only between 13% and 19%,
whereas an intermediate solution with four priority levels,
the outcome frequency degradation ranges from 23% to 29%
depending on the FPGA device and the selected best-effort
allocator.
It is important to remark that the hardware required in each
switch to establish end-to-end circuits or GT channels can be
considered negligible because it is only required a flip-flop to
hold/release the grant in each switch.
At the AMBAAHBNI level, as shown in the same Fig. 2, the
overhead to include QoS extensions is only 10–15% depending
on the FPGA device. Mainly, the overhead is due to the fact
to extend the packet format and the redesign of the NI finite
state machines. On the other hand, the frequency drop can be
considered totally negligible (around 2% drop), and even in one
case despited the fact that, the AMBA AHB NI is a bit more
complex, the achieved improves.
Even if, the area costs and frequency penalty are not negli-
gible, the costs to include least two or four, and even eight pri-
ority level can be assumed depending on the application and
taking into account the potential benefits to have the runtime
NoC QoS services on the system.
According to each QoS services integrated in the proposed
NoC-based clustered MPSoC, a set of lightweight middleware
API QoS support functions have been implemented. In Listing
1, we show their functionality and prototypes.
Listing 1. Middleware API QoS support
The execution of each middleware function will configure at
runtime the NI according the selected QoS service. The activa-
tion or configuration overhead to enable priority traffic can be
considered null since the priority level is embedded directly on
the request packet header on the NoC backbone. However, the
time to establish/release GT circuits is not negligible. Mainly,
the latency depends on the time to transmit the request/response
packets along several switches from the processor until the des-
tination memory. In (1) and (2), we express the zero-load la-
tency in clock cycles to establish and release unidirectional and
full-duplex GT circuits, respectively. In any case, in large NoC-
based systems, this means tens of clock cycles
(1)
(2)
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Fig. 3. MPI adaptation for NoC-based many-core systems.
V. ON-CHIP MESSAGE PASSING LIBRARY
Message passing is a common parallel programming model,
which in the form of a standard MPI API library [11], [45] can
ported and optimized in many different platforms.
In this section, we show an overview of ocMPI that is our
customized proprietary and MPI-compliant library targeted
for the emerging MPSoCs and cluster-on-chip many-core
architectures.
The ocMPI library has been implemented starting from
scratch using a bottom-up approach as proposed in [46] taking
as a reference the open source Open MPI project [47]. It does
not rely on any operating system, and rather than use TCP/IP as
the standard MPI-2 library, it uses a customized layer in order to
enable message-passing on top of parallel embedded systems.
Fig. 3 shows our MPI adaptation for embedded systems.
However, in contrast with our previous work [16], we have
redesigned the transport layer of the ocMPI library to be tai-
lored efficiently using the scratchpad memories for intracluster
communication (i.e., each of the four Cortex-M1 processors
on the left-side of each subcluster uses the first scratchpad
memory, whereas the other processors in the right-side of each
subcluster work with the second scratchpad memory), and the
shared external ZBTRAM for intercluster communication, in
the distributed-shared memory MPSoC.
The synchronization protocol to exchange data relies on a
rendezvous protocol supported by means of flags/semaphores,
which have been mapped on the upper address memory space of
each scratchpad memory and the external memory. These flags
are polled by each sender and receiver to synchronize. The lower
address space is used by each processor as a message-passing
buffer to exchange ocMPI messages in the proposed cluster-
based MPSoC.
During the rendezvous protocol, one or more senders attempt
to send data to a receiver, and then block. On the other side,
the receivers are similarly requesting data, and block. Once a
sender/receiver pair matches up, the data transfer occurs, and
then both unblock. The rendezvous protocol itself provides a
synchronization because either the sender and the receiver un-
block, or neither does.
ocMPI is built-in upon a low-level interface API or transport
layer which implements the rendezvous protocol. However, to
hide hardware details, these functions are not directly exposed
to the software programmers, and the software programmers
can only see the standard and
functions.
The rendezvous protocol has some well-know performance
inefficiencies, such as the synchronization overhead specially
TABLE I
SUPPORTED FUNCTIONS IN THE OCMPI LIBRARY
Fig. 4. ocMPI message layout.
with small packets. However, as we show later, the efficiency
of the protocol in the proposed ocMPI library running in
fast on-chip interconnection, such NoCs, is acceptable even
for small packets. Another problem that affects the over-
lapping between the communication and computation is the
“early-sender” or “late-receiver” pattern. Nevertheless, as we
demonstrate later, this issue can be mitigated reconfiguring and
balance the workloads by means of runtime QoS services.
To optimize the proposed ocMPI library, we improve the ren-
dezvous protocol to do not require any intermediate copy and
user-space buffer since the ocMPI message is stored directly on
the message-passing memory. This leads to a very fast inter-
process communication by means of a remote-write local-read
transfers hiding the read latency on the system.
This implementation leads to a lightweight message-passing
library that only uses of memory footprint (using
), which is suitable for distributed-memory em-
bedded and clustered SoCs.
Table I shows the 23 standard MPI functions supported by
ocMPI. To keep reuse and portability of legacy MPI code, the
ocMPI library follows the standardized definition and proto-
types of MPI-2 functions.
All ocMPI advanced collective communication routines
(such as , , ,
etc.) are implemented using simple point-point
and .
As shown in Fig. 4, each ocMPI message has the following
layout: 1) source rank (4 B); 2) destination rank (4 B); 3) mes-
sage tag (4 B); 4) packet datatype (4 B); 5) payload length (4 B);
and, finally, 6) the payload data (a variable number of bytes).
The ocMPI message packets are extremely slim to avoid big
overhead for small and medium messages.
In this vertical hardware-software approach to support run-
time QoS-driven reconfiguration at system-level and applica-
tion-level, the next step is to expose the QoS hardware support
and these middleware functions on top of the ocMPI library. In
this work, rather than invoking manually the QoS middleware
API, the programmer in a lightweight manner can explicitly de-
fine or annotate critical tasks according to a certain QoS level
by means of using an extended API functionality of the ocMPI
library [see Fig. 1(b)].
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Fig. 5. Vampir view of the traces from an ocMPI program.
Thus, we extend the ocMPI library reusing part of the infor-
mation on the ocMPI packet header (i.e., ) in order
to trigger specific QoS services on the system. Later, the library
automatically will invoke in-lining the corresponding QoS mid-
dleware function(s) presented in Listing 1. This will enable pri-
oritized traffic or end-to-end circuits reconfiguring the system
during the execution of message-passing parallel programs for
a particular tasks or group of tasks.
VI. INSTRUMENTATION AND TRACING SUPPORT FOR
PERFORMANCE ANALYSIS
The verification, the debugging, and the performance analysis
of embedded MPSoCs running multiple software stacks with
even runtime reconfiguration will become a hard problem when
the number of cores increase. The HPC community has already
faced this problem, however it has not been tackled properly in
the embedded domain.
In this paper, we present a novel way to reuse some of the
methods from the HPC world to be applied in the emerging
many-core MPSoCs. In HPC, performance analysis and opti-
mization specially in multicore systems is often based on the
analysis of traces. In this work, we added support in the pre-
sented ocMPI library to produce OTF traces [48], [49].
OTF defines a format to represent traces which is use in large-
scale parallel systems. The OTF specification describes three
types of files: 1) a .otf file that defines the number of processors
on the system; 2) a .def file which includes the different func-
tions that are instrumented; and 3) a .event files containing the
data traces of each specific event according to each processor.
We created a custom lightweight API to generate OTF events
and dump them through JTAG in the proposed FPGA-based
many-core MPSoC platform. Later, tools like Vampirtrace and
Vampir [50], [51], Paraver [52], TAU [53] are used to view
the traces and to perform, which is known as postmortem anal-
ysis, in order to evaluate the performance of the application,
but also to detect bottlenecks, communication patterns, and even
deadlocks.
To enable tracing, the original ocMPI library can be instru-
mented automatically by means of a precompiler directives (i.e.,
). This will inline, at the entry and the exit of each
ocMPI function, the calls to generate OTF events. In addition,
other user functions, can also be instrumented manually adding
properly calls to the OTF trace support. Later, using the logs,
we can analyze for instance, the time that the processor has been
executing an , and/or to
know how many times an ocMPI function is called. In Fig. 5
we show a trace and its associated information from a parallel
program using Vampir.
Rather than a profiler, Vampir gives much more information
adding at the same time dynamics and preserving the spatial and
temporal behavior of the parallel program.
This is very useful, however there are several drawbacks due
to the instrumentation of the original application. When the ap-
plication is instrumented, a small number of instructions must
be added to produce the trace and as a consequence an over-
head is introduced. To reduce it, logs are stored in memory first
to minimize the time spent to dump continuously the traces. Af-
terwards, when the execution finished or the memory buffers
have been filled, the logs are flushed.
The outcome is full insight into the proposed many-core
system, where we can analyze and control the execution of
multiple SW stacks, or parallel applications with reconfigura-
bility in order to improve the overall system performance.
VII. MESSAGE-PASSING EVALUATION IN OUR CLUSTERED
NOC-BASED MPSOC
In this section, we investigate the performance of the pro-
posed ocMPI library executing a broad range of benchmarks,
low-level communication profiling tests, and the scalability and
speedups of different message-passing parallel applications in
JOVEN et al.: QOS-DRIVEN RECONFIGURABLE PARALLEL COMPUTING FOR NOC-BASED CLUSTERED MPSOCS 1619
Fig. 6. Profiling of the ocMPI_Init() and ocMPI_Barrier() synchronization
routines.
our distributed-shared memory ARM-based cluster-on-chip
MPSoC architecture.
Apart from the tracing support presented in Section VI, in
order to enable profiling in our cluster-based MPSoC, we used
the Nested Vector Interrupt Controller (NVIC). The NVIC is a
peripheral closely coupled with each Cortex-M1 soft-core pro-
cessor. It has a very fast access which leverage a high-accuracy
profiling support. The NVIC contains a memory-mapped con-
trol registers and hardware counters which can be configured to
enable low-latency interrupt handling (in our case 1 ms with a
reload mechanism) in order to get timestamps at runtime.
Later, this hardware infrastructure is used by
and profiling functions. Thus, we can measure
the wall-clock time of any software task running on each pro-
cessor in the cluster in the same way as in traditional MPI pro-
grams, as well as to obtain the equivalent number of clock ticks
consumed by the message-passing library.
A. Benchmarking the OCMPI Library
In this section, the first goal is the evaluation of the zero-load
execution time of the most common ocMPI primitives to ini-
tialize and synchronize the process in message-passing parallel
programs (i.e., and ).
In the ocMPI library an initialization phase is used to assign
dynamically the ocMPI rank to each core involved in the
parallel program. In Fig. 6, we report the number of cycles
of to set up the . The plot
shows that 980, 2217, and 6583 clock cycles are consumed
to initialize the ocMPI stack in a 4, 8, and 16-core pro-
cessor system, respectively. Moreover, running the MPSoC at
24 MHz, the outcome is that, for instance, we can reassign part
of the ocMPI ranks within each communicator, performing up
to reconfigurations per second inside each eight-core
subcluster, or in the entire 16-core system.
Similarly, in Fig. 6, we show the amount of clock cycles
required to execute an according to the
number of processors involved. Barriers are often used in
message-passing to synchronize all tasks involved in parallel
workload. Thus, for instance, to synchronize all Cortex-M1s
on a single-side of each subcluster, the barrier only takes 1899
clock cycles, whereas to execute it in the proposed 16-core
cluster-on-chip, it consumes 13 073 clock cycles.
Fig. 7. Intra- and intercluster point-to-point latencies under unidirectional and
ping-pong traffic.
Fig. 8. Efficiency of the ocMPI synchronous rendezvous protocol under uni-
directional and ping-pong traffic.
The second goal is to profile the and
functions using common low-level benchmarks
presented MPIBench [54] in order to measure point-to-point
latency.
In the proposed hierarchical clustered MPSoC platform, we
can distinguish between two different types of communication:
1) intracluster communication, when the communication is be-
tween processes on the same 8-core subcluster; and 2) inter-
cluster communication, if the communication is between tow
processes on different subclusters.
Fig. 7 shows the trend of point-to-point latencies to execute
unidirectional and ping-pong message-passing tests varying the
payload of each ocMPI message from 1 B up to 4 kB. For in-
stance, the latency to send a 32-bit intracluster ocMPI mes-
sage is 604 and 1237 cycles, under unidirectional and ping-pong
traffic, respectively. For intercluster communication, the trans-
mission of unidirectional and ping-pong 32-bit messages takes
992 and 2021 clock cycles. Similarly, for larger message than 4
kB the peer-to-peer latencies are following the trend presented
in Fig. 7.
The proposed rendezvous protocol implemented has the
advantage of not requiring intermediate buffering. However,
due to the synchronization between sender and receiver, it adds
some latency overhead that can degrade the performance of
ocMPI programs. An important metric is to show the efficiency
of the rendezvous protocol for inter and intracluster communi-
cation under unidirectional and ping-pong ocMPI traffic.
1620 IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 9, NO. 3, AUGUST 2013
Fig. 9. Scalability of message passing applications in our ARM-based cluster-on-chip many-core platform (a) PI approximation (b) Dot product (c) Heat 2-D.
In Fig. 8, it is possible to observe that in our distributed-
shared memory system, for very small messages, the efficiency
of the protocol is around 40%–50%. In other words, the syn-
chronization time is comparable to the time to copy ocMPI mes-
sage payload. However, for messages of few kBs, still a small
ocMPI message, the percentage rise up until about 67%–75%,
which is an acceptable value for such small messages.
The efficiency of the protocol for intercluster communication
is higher than for intracluster. Essentially this is because even
if the time to poll the flags is a bit larger on the ZBTRAM, the
overall number of pollings decreases. Besides, the overall time
to copy the message data is larger than for intracluster, which
makes the intercluster efficiency higher.
In the experiments presented in Fig. 8, we show that the effi-
ciency of sending relatively small ocMPI messages (i.e., up to 4
kB) is at maximum 75% because of the synchronization during
the rendezvous protocol. Nevertheless, preliminary tests with
larger ocMPI messages achieve efficiencies over 80%.
B. Scalability of Parallel Applications Using OcMPI Library
In this section, we report results, in terms of runtime speedup,
extracted from the execution of some scientificmessage-passing
parallel applications in the proposed cluster-on-chip many-core
MPSoC. The selected parallel applications show the tradeoffs in
terms of scalability, varying the number of cores and the granu-
larity of the problem playing with the computation and the com-
munication ratio.
The first parallel application is the approximation of number
using (3). We parallelized this formula so that every pro-
cessor generates a partial summation, and finally the root uses
to perform the last addition of the partial
sums. This is possible because every point of (3) can be com-
puted independently
(3)
In Fig. 9(a), we show that as the precision increases, then
the computation to communication becomes higher and there-
fore the speedups are close to ideal growing linearly with to the
number of processors. Even more, when this applica-
tion can be considered as an embarrassingly parallel having a
coarse-grain parallelism.
As second parallel application, in Fig. 9(b), we report the re-
sults to parallelize the computation of the dot product between
two vectors following (4)
where (4)
The data is distributed using . Once each
processor receives the data, it computes the partial dot product,
then the root gathers them, and it performs the last sum using
. We execute this parallel application varying
N, the length of the vector, from 1 B to 2 kB.
In Fig. 9(b), it is easy to observe that, the application does not
scale when more processors are used. This is because the over-
head to scatter the data is not amortized during the computation
phase for the selected data set.
In fact, we can highlight that in this fine-grained application,
the best speedup point is when the data set is 2 kB, and the par-
allelization is performed in only 4-cores achieving a speedup
of . On the other hand, when the parallel program is exe-
cuted on 16-cores the maximum speedup is only .
As a final parallel application, we execute in the cluster-based
MPSoC, the parallelization of Heat 2-D grid model in order to
compute the temperature in a square surface. Equation (5) shows
that the temperature of a point is dependent on the neighbor’s
temperature
(5)
We parallelize dividing the grid by columns with some points
according to the number of ocMPI tasks. Thus, the temperature
in the interior elements belonging to each task is independent, so
that it can be computed in parallel without any communication
with other tasks. On the other side, the elements on the border
depend on points belonging to other tasks, and therefore, they
need to exchange data with other.
In Fig. 9(c), we show the results when parallelizing a 40 40
2-D surface changing the number of steps to allow the (5) to
converge. It is easy to realize that the application scales quite
well with the number of processors. Thus, best-case speedup are
, and in our 4-, 8-, and 16-core architec-
ture, respectively. This is a message-passing computation with
medium computation to communication ratio for the selected
data size.
However, an issue arises, when the number of steps increases.
As shown in Fig. 9(c), the speedup decrease slightly according
to the increment of the steps. This is because in between each
iteration step, due to the blocking rendezvous protocol, the
system blocks for a short time before to progress to the next
iteration. As a consequence, at the end of the day after many
iterations, it turns out in a small performance degradation.
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Fig. 10. QoS-driven reconfigurable parallel computing based on fixed priority (FP) and round-robin (RR) best-effort allocator. (a) Prioritized ocMPI tasks located
on the second-cluster. (b) Prioritized ocMPI tasks on the right-side of each cluster. (c) Guaranteed in-order completion on ocMPI execution. (d) Second subcluster
(right-side and left-side ), others RR. (e) Guaranteed throughput in Cortex-M1 with , others RR.
VIII. QOS-DRIVEN RECONFIGURABLE PARALLEL COMPUTING
IN OUR CLUSTERED NOC-BASED MPSOC
As final experiments, we explore the use of the presented
runtime QoS services when multiple parallel applications are
running simultaneously in the proposed ARM-based clustered
MPSoC platform.
One of the big challenges in parallel programming is to
manage the workloads in order to have performance improve-
ments during the execution of multiple parallel kernels. Often,
message-passing parallel programs do not achieve the desired
balance even by allocating similar workload on each process.
Even more, multiple applications running simultaneously in
many-core system can degrade the overall execution time. This
is due to different memory latencies and the access patterns to
them, and the potential congestion that can occur in homoge-
neous and specially in heterogeneous NoC-based MPSoCs.
As a consequence, in this section, we show the benefits to
reconfigure the NoC backbone using the QoS middleware API
used by the ocMPI library. The target is to be able to recon-
figure and to manage at runtime potential interapplication traffic
from ocMPI workloads in the proposed hierarchical distributed-
shared memory NoC-basedMPSoC under different intra and in-
tercluster nonzero-load latency communication patterns. In the
proposed experiments, we explore the following:
• the effectiveness to assignmultiple different priority-levels
to a tasks or group of tasks which are executing
simultaneously;
• to guarantee the throughput using end-to-end circuits, in a
particular critical task or group of tasks.
In Fig. 10, we show the normalized execution time to exe-
cute a two similar benchmarks in each Cortex-M1 processor.
The first benchmark is composed by three-equal subkernels and
the second contains two subkernels. The benchmarks perform
an intensive interprocess communication among all the 16 pro-
cessors in the cluster-on-chip platform. At the end of each sub-
kernel, a synchronization point is reached using a barrier. The
idea is to set up and tear down priorities and GT channels be-
tween each call in order to achieve different
execution profiles.
In Fig. 10(a)–(c) (first row in Fig. 10) runtime QoS services
are implemented on top of a fixed priority (FP) best-effort
allocator, whereas in Fig. 10(d) and (e) (second row in Fig. 10),
a round-robin best-effort allocator have been used. As a con-
sequence, under no priority assignment, the tasks in each
processor completes according to the corresponding best-effort
scheme. However, once we use the proposed runtime QoS ser-
vices, the execution behavior of the parallel program and each
subkernel change radically depending on how the priorities and
the GT channels are set up and torn down.
In Fig. 10(a), we show the execution of the first subkernel in
a scenario when the tasks on the second subcluster, i.e., Tasks
8–15 on Cortex-M1 processors with rank 8–15, are prioritized
over the first subcluster. The speedup of the prioritized tasks
ranges between 7.77% and 43.52%. This is because all the tasks
in the second subcluster are prioritized with the same priority
level. Similarly, the average performance speedup of the pri-
oritized subcluster is 25.64%, whereas Tasks 0–7 mapped on
the nonprioritized subcluster have an average degradation of
26.56%.
In the second subkernel of the first benchmark, we explore a
more complex priority scheme, triggering high-priority on each
task on the right-side of each subcluster, and prioritizing at the
same time, all tasks on the first subcluster over the second one.
As shown in Fig. 10(b), on average Tasks 4–7 and Tasks 12–15
are sped up 51.07% and 35.93%, respectively. On the other
hand, the tasks on the left-side of each subcluster which are non-
prioritized are penalized 62.28% and 37.97% for the first and the
second subcluster, respectively.
Finally, during the execution of the last subkernel of the
first benchmark, we experiment with a completely different
approach using GT channels. Often, MPI programs complete
in unpredictable order due to the traffic and memory latencies
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on the system. In this benchmark, the main target is to enforce
a strict completion ordering by means of GT channels ensuring
latency and bandwidth guarantees once the channel is estab-
lished in each processor.
In Fig. 10(c), we show that in-order execution can effort-
lessly be achieved through GT channels triggered from ocMPI
library, instead of rewriting the message-passing application to
force in-order execution in software. On average, in the first sub-
cluster, the average improvement over best-effort for Tasks 0–7
is 39.84%, but with a peak speedup in Task 7 of 63.45%. On
the other hand, it is possible to observe that, the degradation in
the second subcluster is not much, in fact it is only 8.69% on
average.
On the other hand, in Fig. 10(d), we show the normalized
execution of the first subkernel of the second benchmark when
multiple priority levels are assigned in the same subcluster to
a group of tasks. The setup is that, the right-side of the second
subcluster is prioritized with (i.e., Tasks 12–15), whereas
the left-side (i.e., Tasks 8–11) is prioritized but with less priority,
i.e., . The remaining tasks are not prioritized, and there-
fore they use the round-robin best-effort allocator.
The results show that all prioritized tasks with the same pri-
ority level are almost improving equally thank to the round-
robin mechanism implemented on top of the runtime QoS ser-
vices. Thus, Tasks 12–15 improve around 35.11%, whereas the
speedup in Tasks 8–11 range between 19.99% and 23.32%. The
remaining nonprioritized tasks also finish with almost perfect
load balancing with a performance degradation of 0.05%.
Finally, in the second subkernel of the second benchmark,
we explored a scheme where only one processor, i.e., the
Cortex-M1 with , requires to execute a task with GT.
As we can observe, in Fig. 10(e), the Task 5 finishes with a
speedup of 28.74%, and the other tasks are perfectly balanced
since they use again the best-effort round-robin allocator be-
cause no priorities were allocated.
In contrast, to the experiments presented in Fig. 10(a)–(c),
in Fig. 10(d) and (e), under similar workloads executed in each
processor, a load balancing is possible thanks to the imple-
mentation of the runtime QoS services within the round-robin
allocator.
In this section, we have demonstrated that using the presented
QoS-driven ocMPI library, we can effortlessly reconfigure the
execution of all tasks and subkernels involved in a message
passing parallel program under a fixed-priority or round-robin
best-effort arbitration schemes. In addition, we can potentially
deal with some performance inefficiencies, such as early-sender,
late-receiver, simply by boosting this particular task of group of
tasks with different priority-levels or using GT channels, recon-
figuring the application traffic dynamism during the execution
of generic parallel benchmarks.
IX. CONCLUSION AND FUTURE WORK
Exposing and handling QoS services for traffic management
and runtime reconfiguration on top of parallel programming
models has not been tackled properly on the emerging cluster-
based many-core MPSoCs. In this work, we presented a vertical
hardware-software approach thanks to the well-defined NoC-
based OSI-like stack in order to enable runtime QoS services
on top of a lightweight message-passing library (ocMPI) for
many-core on-chip systems.
We propose to abstract away the complexity of the NoC-
based communication QoS services on the backbone at the hard-
ware level, raising them up to system-level through an efficient
lightweight QoS middleware API. This allows to build an infra-
structure to assign different priority levels and guaranteed ser-
vices during parallel computing.
In this work, both the embedded software stack, and the
hardware components have been integrated in a hierarchical
ARM-based distributed-memory clustered MPSoC prototype.
Additionally, a set of benchmarks and parallel application
have been executed showing good results, in terms protocol
efficiency (i.e., 67%–75% with medium size ocMPI packets),
fast interprocess communication (i.e., few hundred cycles to
send/recv ocMPI small packets), and acceptable scalability
in the proposed distributed-memory clustered NoC-based
MPSoC.
Furthermore, using the presented lightweight software stack
and running ocMPI parallel programs in clustered MPSoCs,
we illustrate the potential benefits of QoS-driven reconfigurable
parallel computing using a message-passing parallel program-
ming model. For the tested communication-intensive bench-
marks, an average improvement of around 45% can be achieved
depending on the best-effort allocator, with a peak of speedup
of 63.45% when GT end-to-end circuits are used.
The results encourage us to believe that the proposed QoS-
aware ocMPI library even if is not the only possible solution
to enable parallel computing and runtime reconfiguration, it is
a viable solution to manage workloads in highly parallel NoC-
based many-core systems with multiple running applications.
Future work will focus on further exploration on how to select
properly QoS services in more complex scenarios.
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